



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/889,460	12/17/2001	Jean-Jacques Yon	2541-000008	4022

7590 08/10/2004

Harnes Dickey & Pierce  
PO Box 828  
Bloomfield Hills, MI 48303

EXAMINER
----------

JOHNSTON, PHILLIP A

ART UNIT	PAPER NUMBER
----------	--------------

2881

DATE MAILED: 08/10/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

<b>Office Action Summary</b>	<b>Application No.</b> 09/889,460	<b>Applicant(s)</b> YON ET AL.	
	<b>Examiner</b> Phillip A Johnston	<b>Art Unit</b> 2881	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

- 1) ☒ Responsive to communication(s) filed on 14 July 2004.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

- 4) ☒ Claim(s) 17-32 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 17-32 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 17 December 2001 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

- |  |   |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                                   | 5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)             |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

***Detailed Action***

1. This Office Action is submitted in response to Amendment filed 7-14-2004, wherein claims 17-32 are pending. Applicant's arguments were effective in overcoming the prior art of record, and the Final Office Action mailed 5-04-2004 is therefore withdrawn. A second Non-final Office Action follows below.

***Claims Rejection – 35 U.S.C. 102***

2. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –  
(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

3. Claims 17-21 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent No. 5,300,915, to Higashi.

Higashi (915) clearly discloses an array of microbridge detectors each having two levels, upper 11 and lower 12, where upper level 11 of adjacent detectors (pixels) are supported by a bridging layer 20 of Silicon Nitride, and at least two sloping support legs. Lower level 12 contains integrated circuit 15. See Column 1, line 38-65; Column 2, line 27-47; Column 3, line 33-51; and Figures 1,3 and 5, below.




Fig. 1




Fig. 3 (S)




Fig. 5 (S)

***Claims Rejection – 35 U.S.C. 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. Claims 22-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent No. 5,300,915, to Higashi, in view of Hornbeck (663), U.S. Patent No. 5,021,663.

Regarding claim 22, Higashi (915) discloses a process for fabricating a microbridge array that includes;

(a) Forming the cavity 26 by first filling it with a previously deposited layer of easily dissolvable glass or other dissolvable material until the layers 20, 20' and 22, 22' are deposited. Subsequently in the process the glass was dissolved out to leave the cavity, as recited in claim 22. See Column 2, line 1-11;

(b) The surface 14 of the silicon substrate 13 has fabricated thereon several components of an integrated circuit 15 including diodes, x and y bus lines, connections, and contact pads at the ends of the x and y bus lines, the fabrication following conventional silicon IC technology. The integrated circuit 15 is coated with a protective layer of silicon nitride 16. A top plan view of the lower level is shown in FIG. 2 and comprises a y-diode metal (via) and a x-diode metal (via), chrome-gold-chrome x and y bus lines, a y-side bus conductor contact 18, an x-side contact 19, and the silicon nitride protective layer, as recited in claims 22,23,30 and 31. Se Column 1, line 43-68.

(c) Fabrication steps for the upper level includes, following the deposition of the silicon nitride layer 16 in fabricating the lower level 12 and the cuts of the x-side contact area 19, the y-side bus conductor contact area 18, the cuts of the x-pads and y-pads, the lower level of electronic components and conductors is complete. The construction of the upper level 11 is then ready to commence. A layer of phos-glass or other easily soluble material approximately 3 microns thick is deposited and delineated along x-direction strips and the strip slopes 30 and 30' are thoroughly rounded to eliminate slope coverage problems. In the delineation the glass is cut to less than one micron on the strip 17. The remaining glass is cut to open the strip, and the external

glass areas including the x-pad and y-pad. The upper plane silicon nitride base layer 20 is then deposited, the nickel-iron resistance layer 21 is deposited, delineated, and connected to the lower plan contacts 18 and 19, and covered with silicon nitride passivation layer 22. The trim site 40 (FIG. 3) is cut, x-pads and y-pads are opened, the absorber coating 23 is deposited and delineated, and finally the side slots 35, 36 and 37 are ion milled allowing the phos-glass to be dissolved from beneath the detector plane, as recited in claims 22,23,30 and 31. See Column 3, line 3-28.

It is implied herein that the use of conventional silicon IC technology to fabricate the microbridge detectors in accordance with Higashi (915) is equivalent to specific processing steps, as recited in claims 22, and 27-30.

Higashi (915) as applied above fails to teach the use of reflector on the surface of the processing circuit (as recited in claim 22), a heat sensitive amorphous layer (as recited in claim 23), a conductive titanium nitride layer (as recited in claim 24), and an aluminum layer(as recited in claim 25) . However, Hornbeck (663) discloses in Figures 4a and 4b the use of amorphous silicon, titanium nitride and aluminum to fabricate bolometers in a process equivalent to that recited in claims 22-25. See Column 8, 32-56; and Column 13, line 22-26.

Therefore it would have been obvious to one of ordinary skill in the art that the optical coupler of Higashi (915) can be modified to use a GRIN lens in accordance with Hornbeck (663), to provide a process for fabricating high fill factor arrays, and to maximize the signal voltage amplitude (which is the responsivity multiplied by the incident power).


**Conclusion**

6. Any inquiry concerning this communication or earlier communications should be directed to Phillip Johnston whose telephone number is (571) 272-2475. The examiner can normally be reached on Monday-Friday from 7:30 am to 4:00 pm. If attempts to reach the examiner by telephone are unsuccessful, the examiners supervisor John Lee can be reached at (571) 272-2477. The fax phone number for the organization where the application or proceeding is assigned is 703 872 9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

PJ

July 28, 2004

  
JOHN R. LEE  
SUPERVISORY PATENT EXAMINER  
TECHNOLOGY CENTER 2800